



Notice of References Cited

Application No. Applicant(s) 08/371,973 Hori et al. Group Art Unit Stephen M. Baker 2306 Page 1 of 1

				Step	hen M. Baker	2306	P	age 1 of 1
				U.S. PATENT DOCUM	ENTS			
*		DOCUMENT NO.	DATE	NAME			CLASS	SUBCLASS
×	A	2,697,201	12/1954	Harder			323	229
x	8	3,742,338	6/1973	Sugano et al.			323	281
×	C	4,368,524	1/1983	Nakamura et al.			365	226
x	D	4,455,628	6/1984	Ozaki et al.			365	226
×	Ε	4,495,622	1/1985	Charrau			324	73R
	F							
	G							
	н							
	_							
	7							
	к						_	
	L							
	м							
FOREIGN PATENT DOCUMENTS								
*		DOCUMENT NO.	DATE	COUNTRY	NAME		CLASS	SUBCLASS
	N							
	0							
	Р							
	a	•						<u> </u>
	R							- -
	s							
	т							
	··			NON-PATENT DOCUM	IENTS	<u>'</u>		
*		DOCUMENT (Including Author, Title, Source, and Pertinent Pages)						DATE
		Buchsbaum, W., Encyclopedia of Integrated Circuits, Prentice-Hall, pp. 65, 67, 113, 114.						4.44.007
X	υ							1/1987
×	v	Itoh, K. et al., "An Experimental 1Mb DRAM with On-Chip Voltage Limiter", IEEE International Solid-State Circuits Conference, pp. 282-283.						1/1984
×	w	Love, R. et al., "Width-to-Length Ratio Design Program for Interacting Static FET Circuits", IBM Technical Disclosure Bulletin, Vol. 16, No. 11, pp. 3671-3673.						4/1974
	х							

*A copy of this reference is not being furnished with this Office action. (See Manual of Patent Examining Procedure, Section 707.05(a).)